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ABSTRACT 
This Report details the design study of an N-bit error-detecting and 
error-correcting (NEDEC) shift register, N being the number of stages 
in the device. Design criteria are discussed, and NEDEC philosophy, 
mechanization, and development are detailed. A six-stage circulating 
register was constructed and successfully tested over the temperature 
range (-20 to +lOO°C). Several representative peripheral circuits 
are included, together with proposed feedback-logic mechanization. 
Advantages and disadvantages are enumerated. Test data are given 
for reference. 
1. INTRODUCTION 
The advantages attributed to error-check coding 
schemes are well known. These schemes offer diminish- 
1. Check bits are not required. All bits are usable 
information. 
ing returns because the ratio of check bits to information 
bits become excessive in light of the error detection/ 
correction capability obtained. A break point is reached 
beyond which increases in system complexity fail to yield 
2. A reasonable increase in hardware yields N-bit 
transient errordetection/correction, a result impos- 
sible with coding schemes. 
commensurate increases toward achievable reliability. 
The NEDEC system offers two distinct advantages over 
coding schemes: transient failures. 
Such a device is exceptionally useful in unmanned space- 
craft applications for greatly reducing vulnerability to 
II. DESIGN CRITERIA 
The NEDEC approach must be constrained by a set of sideration should be given to the design to ensure 
simplicity of fabrication and packaging and to mini- 
mize post-fabrication electrical adjustment. 
ground rules: 
1. Physical Considerations. Weight and volume must 
not be excessively compounded over a system 
without error detection and correction. Every con- 
2. Memory Constraints. No loss of memory should re- 
sult from internal malfunction or external system 
failure. 
1 
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3. Etient Timing. No timing error whatsoever can be 
tolerated. Register count may differ from actual 
time count in case of power failure or register 
internal corrective action. For a pulse rate n/t, n 
time-count pulses may be lost, where 
1% = [W)] [ ( T ) ]  
T = duration of power failure or corrective action. 
4. Environmental Constraints. Any practical design 
should ensure adequate operation over the expected 
environment without the use of compensating cir- 
cuitry because such compensation often decreases 
reliability. 
111. DESIGN LIMITATION 
It is assumed that information is loaded into the regis- 
ter correctly. No provision is incorporated to verify initial 
register content. 
IV. DESIGN 
The classical core-diode shift register was the point of 
departure in evolving an error-correcting device. This 
consists of two toroids and two diodes per stage. Shifting 
of information from transmitter core to receiver core is 
accomplished by current steering. A detailed description 
of this operation is included in Appendix B. At each 
transfer, the transmitter core is reset, with the accom- 
panying loss of information. It is the destructive readout 
of the transmitter core that prevents detection of shifting 
errors. If a nondestructive information transfer were 
possible, then both transmitter and receiver cores could 
be compared for agreement. A transfluxor or other multi- 
aperture device could fulfill this requirement. It would 
2 
PRINCIPLES 
be necessary to read out the transmitter core through the 
minor aperture, using the output energy to adjust the state 
of the receiver core. Both transmitter and receiver cores 
could then be primed, interrogated, and compared. 
The major problem posed by nondestructive transfer 
is a flux-gain limitation. Since the flux output during 
switching of the transmitter-core minor aperture is less 
than that required to switch the receiver core, flux gain 
is required. Flux gain could be achieved by using a 
current-steering technique similar to that of the classical 
core-diode register. Subsequent circuit design proceeded 
along these lines. 
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oSCILLAToR 
~ V. FUNCTIONAL DESIGN 
a 
STEERING SWITCH 
BLOCKING - 
-OSCILLATOR 8, STEERING SWITCH 
A current-steering transfer technique leads to the 
NEDEC shift register. NEDEC design employs two 
multiaperture cores and two diodes per register stage. 
For logical purposes, the register may be divided into 
register cores and buffer cores, although both sets alter- 
nately serve as a transmitter and a receiver, respectively. 
NEDEC logical organization is given in Fig. 1. 
equal, and the voltage at the transformer secondary 
should be zero. Any discrepancy between register and 
buffer cores will appear at the secondary as a positive or 
negative voltage, which may be used in turn to drive an 
error indicator. Core variations may be normalized by 
use of a small shuttle-noise-cancelling toroid with reverse 
windings. 
Assume that the data to be shifted appears initially in 
the register cores. The buffer cores are set to zero by a 
common clear winding. Information in the register cores 
is now transferred to the buffer cores by nondestructive 
readout of the register cores. Both core sets should thus 
compare bit to bit. This comparison is made by priming 
both core sets, and by interrogating buffer and register 
cores. One sense wire links all register cores in the same 
direction, while a second sense wire links all buffer cores 
in a similar direction. These sense lines drive opposite 
ends of a transformer primary. If the transfer was perfect, 
the voltage induced on both sense lines should be exactly 
Up to this point, the information has not been de- 
stroyed in the register cores. If no error was made during 
transfer, these cores may now be cleared, and a transfer 
may be initiated between buffer cores and register cores. 
The process is identical to that described above. If, after 
comparison, no error indication is present, the buffer 
cores may then be cleared, and the shift cycle is a m -  
plete. Note that the shift is completed in parallel. In 
event of an error, the error voltage may be used to cam- 
mand iteration of the transfer cycle. This cycle may be 
repeated until the error indication disappears. Only in 
the event of valid transfer will the cycle continue and 
clear the transmitter cores. 
RESET TO15 
~ 
93-PRIME 
+4 - SENSE 
&-CLEAR 
96-SHIFT IN 
R ~ E I M R  
97- PRIME 
*-SENSE 
P3-PRIME 
P4-SENSE 
 
P5 -PRIME 
P6- SHIFT OUT 
TRANSBMmTER 
P7-PRIME 
PB-SENSE STROBE 
I I I I I I I I I I I I I 
Fig. 1. NEDEC organization 
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Interval I1 12 13 14 
$1 $2 $3 $4 
Prime Read Prime Read 
Register 
Pl P2 P3 P4 
Buffer 
Clear Set Prime Read 
VI. DETAIL DESIGN 
I5 16 
$5 $6 
Clear Set 
P5 P6 
Prime Read 
The NEDEC system may be divided functionally into 
three principal sections: register proper, clock-driver cir- 
cuitry, and error detection/correction circuitry. Design 
emphasis was placed on the register itself, although each 
section has been given consideration. 
A. Register Proper 
The heart of the NEDEC system is a multiaperture 
ferrite core. A shaped transfhxor, manufactured by 
Siemens & Halske A.G., or equivalent, is utilized. 
The Siemens B 64 715 R 402 (Fig. 2) has three minor 
apertures, two of identical size and one with a smaller 
diameter. An exemplary core-circuit configuration is 
shown in Fig. 3. 
The nondestructive complete transfer is accomplished 
in two steps: (1) parallel transfer from the register cores 
to the buffer cores during Intervals 14, and (2) parallel 
transfer from the buffer cores to the register cores during 
Intervals 5-8. 
Drive currents for the register cores are denoted 4. 
Currents for the buffer cores are denoted p (Table 1). A 
timing-reference diagram is included in Appendix A. In- 
tervals 1-8 occur in sequence if no error is made. If an 
error is made during transfer from register to buffer 
cores, this is detected during interval 14. The error volt- 
age triggers Reset Driver 1 (Fig. l) ,  which returns the 
clock to interval 11. Similarly, any error made during 
transfer from buffer cores to register cores is detected 
1.2 
It, 1 m S I . l  mm 
Fig. 2. SIEMENS transfluxor 
during interval 18, which triggers Reset Driver 2, return- 
ing the clock to interval 15. For either case, Intervals 14 
or Intervals 5-8 are iterated until the error indication 
disappears. 
For simplicity only one-half of the complete shift 
operation is described; i.e., the transfer from the register 
cores to the buffer cores. The same process is operative 
for the opposite transfer. During interval 11, the receiver 
core is cleared through the major aperture by phase p l .  
Simultaneously, the transmitter core, which has been set 
during a previous phase, is primed for readout by 41. 
Transfer may now take place. Current 42 or p2 will 
divide between transmitter- and receiver-core paths. If 
the transmitter core was a “one”, it will switch to “zero” 
(around the minor aperture only). During switching time, 
the transmitter-core path offers a very high impedance 
relative to the receiver-core path. Thus, current will be 
steered to the receiver core and will set it to the “one” 
state. Had the transmitter core previously been “zero”, no 
switching of the transmitter-core minor aperture would 
have occurred. The transmitter path would then present 
a virtual short circuit to the drive current. No current 
would be steered to the receiver core, in this instance. 
It would therefore remain in the “clear” or “zero” state, 
since it was cleared during p l .  Interval I3 primes the 
minor apertures of both transmitter and receiver cores 
for subsequent interrogztion during interval 14. Note that 
the transfer occurs between the minor aperture of the 
transmitter and the major aperture of the receiver. 
The transfer technique just described has one major 
drawback, and that is an excessive steer-loop voltage 
drop of approximately 6 to 8 v per stage which severely 
affects ‘back transfer” and limits the number of register 
stages. Since this voltage drop is multiplied by the num- 
ber of stages, the input voltage requirement becomes 
Table 1. Phasing table Ti 
Prime Read 
4 
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prohibitive for devices of greater than six stages. The 
transfer from minor aperture to minor aperture was thus 
adopted (Fig. 4), because this offered several distinct 
advantages: Less energy is required for the transfer, since 
the magnetic path is considerably shorter. Less flux gain 
is required, with a resultant reduction in turns ratio. 
Fewer net turns are required, simplifying fabrication. 
Finally, the steer-loop voltage drop is decreased to 
approximately 1.5 to 2.0 v per stage. One problem is 
induced however. Flux output increases monotonically 
with current, until saturation. When transferring from 
minor to minor, prime-current amplitude becomes ex- 
tremely critical. Once the prime current exceeds the 
threshold necessary for saturation, the output flux begins 
to decrease. Over successive prime-read cycles, it de- 
creases to about 60% of its maximum value. Multiple 
prime-read cycles are initiated in order to correct an 
existing system error. The integrated flux output (inte- 
grator time constant T = RC = 10.99 pec) during repeti- 
tive prime-read cycles is shown in Fig. 5. By designing 
the transfer loop to function at a flux level 40% below 
maximum, this problem can be overcome. Nominal 
switching of the transmitter core is thereby faster. If the 
peak flux is available (as it is on the first prime-read 
cycle), the switching occurs more slowly. In either m e ,  
the transfer is completed properly. 
+2 OR p2 
t 
SENSE 
TO RESET 
DRIVER 
b 
Fig. 3. Shift scheme 
In order to avoid compensating circuitry, it  is impera- 
tive that the remaining drive currents not be especially 
critical. Both pulse amplitude and pulse shape may be 
expected to vary +W%. The nominal drive-current am- 
plitude should be 33yc above the current required to 
ensure complete switching. Wave shape is somewhat 
more difficult to define. Excessively fast rise time d 
transfer erroneous “ones”, while very slow rising pulses 
will drop existing “ones”. An operative corridor is thus 
defined. 
Project time limitations did not permit extensive in- 
vestigation of all drive-current margins. Partial results 
are included in Section VI of this Report. 
A feedback network is required for any shift register 
used as a timekeeping device. A two-tap linear network 
is most common. For application in the NEDEC scheme, 
the exclusive-or must be formed and transferred non- 
destructively. Then, comparison must be made between 
the receiver core and the exclusive-or logic pair. Stated 
differently, the exclusive-or must be formed twice: 
the first formation generates and stores the logical sum; 
the second formation generates the logical sum, simul- 
taneously comparing it with the sum previously stored in 
the receiver core. Two transfluxors form the logic pair. 
They are cleared during 11. At 12 time, information 
is transferred from the selected register stages, and is 
stored simultaneously in the corresponding buffer stages 
and in the logic pair. Phases I3 and I4 prime and in- 
terrogate the logic pair to verify valid transfer. Any 
discrepancy is detected at the difference detector coinci- 
dent with the error data from the register to buffer 
shift. Phase I5 primes the logic pair. At  I6 time, current 
is steered through both cores of the logic pair. The steer 
windings are routed such that the modulo-2 s u m  is 
generated at the output diode (Fig. 6). 
Toroids are illustrated for simplicity. A trial unit, 
using 180-mil toroids, has been tested successfully. In 
practice, the windings thread the minor aperture of the 
Siemens transfluxor. Although this has not been tested, 
no unusual difficulty is anticipated. The final prime oc- 
curs at 17. The exclusive-or interrogation at I8 is illus- 
trated in Fig. 7. Logic notation is given in Fig. 8. 
Note that the modulo-2 generator requires three di- 
odes, and the verification circuit requires seven diodes. 
The two networks may be combined with a saving of 
5 
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Fig. 5. Integrated-flux-output amplitude during 
repetitive prime read cycles 
4 e  
m 
a 
a 
0 
W 
X Y 
I /  l 
Fig. 6. Portion of feedback logic 
I Y Y 
Fig. 7. Feedback-logic comparison cycle 
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register 
three diodes. The logical analysis is omitted. Operating 
with the minor apertures could present noise problems 
that could render the combined network marginal. Test- 
ing is required to verify this. 
6. Clock-Driver Circu itry 
The clock-driver circuitry employs conventional tech- 
niques; therefore, less detail is required to describe it. 
Shift Process 
Shift: register -b buffer 
Compare: all register stages 
Clear: register 
with all buffer stages. 
Shift: buffer -b register 
Compare: buffer with register 
( F  + X with L).  
Q with @ Logic Output 
ERROR = (Q L)  @ ( F  X Y) 
where @ L = 2 of voltages of 
the register, etc. 
and 
@ implies a difference 
voltage between register 
and buffer. 
where: 
Q = first register stage 
L = all register stages except Q 
Y = last buffer stage 
X = buffer stage used in conjunction 
F = remaining buffer stages excluding 
with Y to form the exclusive-or 
the exclusive-or stages 
Fig. 8. NEDEC logic notation 
buffer to 
register shift 
8 
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A crystal-controlled oscillator is used as a frequency 
source. Two conventional blocking oscillators are con- 
nected so that even-numbered inputs are regenerated by 
the first blocking oscillator, and odd-numbered inputs 
are regenerated by the second blocking oscillator. These 
outputs are labeled (I and /3, respectively, and they drive 
the (I and p input lines of an eight-way current-steering 
switch (Fig. 9). The switching cores shown furnish the 
select function by alternately triggering each blocking 
oscillator. 
The two current-steering switches drive the register 
cores and the buffer cores, respectively. The serial ar- 
rangement was chosen for convenience in breadboarding. 
Alternatives and their failure modes are considered 
later. Outputs from the first switch thread the reg- 
ister cores only. Similarly, outputs from the second switch 
thread the buffer cores only. The loads on the first 
switch are returned to the inputs of the second switch 
rather than to ground. Both switches operate synchro- 
nously, recycling to the initial interval after four or eight 
pulse intervals. For a normal cycle, the eighth output 
pulse will automatically reset the switches to Interval 1. 
In event of system errors, the switch is reset to Interval 
1 if the error is detected during Interval-4 time, and to In- 
terval 5 if the error is detected during Interval8 time. A 
typical switch is illustrated in Fig. 10. Actual turns ratios 
are dependent upon the expected load, desired pulse 
shape, etc. 
C. Error-Detection and -Correction Circuitry 
The error-detection circuit consists of a sense line to 
link all transfluxors in the shift register and of a pair of 
reset drivers to recycle the current-steering switches to 
a 
REGISTER 
INITIALIZE 
RESET 
TWO 8-WAY CURRENT STEERING SWITCHES 
D 
0.033 pf : 
C28 v dc- 
I k  
4 
50 Q 
THREE 
EACH 
CFlOl 
RESET DRIVER 
1 
RESET PUSH 
BUTTON i n k  
1 
PCA 
TT 521-3 
R MAY VARY FROM 7-IOQ. 
ADJUST FOR PROPER SIGNAL AMPLITUDE. 
Fig. 9. Drive circuitry 
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a P 180-MIL CORES 
SOLENOID WIND 15 f 
SECTOR WIND 13 t 
SOLENOID WIND 4 t RESET 
SECTOR WIND 4 t RECEIVE 
$ 4  
+ 6  
0 
P 8  
P 2  
P 4  
-  -  
Fig. 10. Two 8-way current-steering switches 
-9  7 
EVEN $ 
LOAD 
1 0  
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the appropriate intend.  A coupling circuit is required 
between the sense line and the reset drivers. -4s the 
sense output is bipolar, the coupling circuit must accom- 
modate this bipolar input and trigger the reset drivers, in 
either case. Design of the coupling circuit must con- 
sider residual- and shuttle-noise rejection. 
VII. CIRCUIT DESIGN 
,4 six-stage circulating register was constructed. To 
facilitate fabrication and testing, several substitutions 
were made in the system already described. Two Rese 
Corporation Pulse Generators were connected in tandem 
to provide an eight-phase clock driver in lieu of the 
current-steering switch. The register wiring was modified 
so that each drive current energized the proper lines in 
both register cores and buffer cores. thus avoiding six- 
teen distinct clock current dri\Fers. Considerable flexi- 
bility was gained because each drive current could be 
individually adjusted as to amplitude, rise time, and fall 
time. This control is essential for temperature testing. 
The modulo-2 summing logic was replaced with a closed- 
loop recirculation path. The reset drivers were disabled, 
and the sense line outputs were qualitatively evaluated 
Ivith an osciiloscope. 
Xny d i ~ ; c n  information word couIc? 5c  pre-w-i-ec! ictc 
the register by appropriatel? routing a start wire, which 
is energized by the system start pulse. This start pulse 
must occur between IS and the following 11. 
Of prime interest is the evaluation of shift character- 
istics; i. e., the “ones” build-up or dropout, zero noise, 
operating frequencies, \.oltage drops, etc. These charac- 
teristics must be examined with respect to variations in 
drive-current parameters. Finally, a set of operating 
characteristics over a temperature band must be deter- 
mined. 
The full shift cycle from register cores to buffer cores, 
and conversely, was tested repeatedly at room tempera- 
ture. After loading the register. the initial “one” shift 
transferred more flux than subsequent shifts. The trans- 
fer characteristics stabilized at an acceptable level 
(gain/stage > unity), as shown in Fig. 11. Two worst- 
case information words were loaded into the register 
and circulated. The first, a single “one” (lOOOOO), was 
circulated overnight w-ithout dropout; the other, a single 
“zero” (Oll l l l ) ,  was also circulated overnight without 
E 
n ( b )  
Fig. 11. Transfer wave shapes: (a) initial flux transfer; 
(b) subsequent flux transfers 
“ones” build-up. This vias done using a nominal 0.5-amp, 
6-,psec current pulse on all eight drive lines. Switching 
was found to be complete in 2 psec in all cases, includ- 
ing prime, tramfer; and interrogation phases. 
Typical drive-current wave shapes are shown in Fig. 
12. A sharp rise, faster than 1.75 psec was found to in- 
troduce shifting errors. A 2.0-psec rise time should pro- 
vide adequate margin. Since switching is complete at 
2.0 psec, a net current pulse of 2.5 psec is ample. This 
places a 400-kc theoretical limit on the pulse rate, which 
is equivalent to a shift rate of 50 kc. Using the nominal 
6-psec pulse, the system operated up to 12.5 kc, or an 
equivalent shift rate of 156 shifts/sec before failure at 
room temperature, well above design requirements. 
Receiver-core wave shapes are shown in Fig. 13(a). 
The upper trace shows the current steered into the 
recei\.er core after insertion, in turn, of a “one” and 
JPL TECHNICAL REPORT NO. 32-716 
I psec/cm 
Fig. 12. Typical drive-current wave shapes 
I p SOC/C m 
Fig. 13. Current-steering wave shapes 
a “zero”. Both currents are proportional to the flux 
switched in the receiver and transmitter cores. The 
integrated area under each is indicative of the 1-to-0 
transfer ratio. The results are superimposed. The full pulse 
is shown immediately below. Figure 13(b) shows the 
corresponding wave shapes for the transmitter core. 
The 1-to-0 ratio is dependent upon the switching time, 
steer-loop winding ratios, diode-voltage drop, and respec- 
tive path lengths of transmitter- and receiver-core legs. A 
4-to-1 differential in 1-to-0 ratio was found between the 
minor apertures, the larger diameter minor aperture 
being superior. 
A two-turn solenoid winding links all the register 
cores. A second, similar winding links all the buffer cores. 
This pair serves as the system sense circuitry. With 
the two windings connected (Fig. 3), an oscilloscope 
12 
may be used in place of the reset driver to analyze 
the sense signal variations. Figure 14 shows the residual 
noise level with all “zeros” circulating. Figure 15 shows 
the nulled sense output while circulating a single “one”. 
Similarly, Fig. 16 shows the nulled sense output, with 
five “ones” circulating. If the connection between the 
register and buffer windings is broken, the photographs 
shown in Figs. 17 and 18 are obtained. A signal-to- 
noise ratio of 13 is defined in Fig. 19, leaving an accept- 
able margin for noise suppression in the error-correction 
circuit. The sense output for the complete shift cycle 
is given for reference in Fig. 20. 
Evaluation of register performance with respect to 
temperature was completed after some difficulty. Drive 
currents above 525 ma were unobtainable because of volt- 
age limiting of the current drivers. An attempt was made 
SUM: REGISTER AND BUFFER SENSE 
“000000“ 
Fig. 14. Sense circuit: zero noise 
SUM: REGISTER AND BUFFER SENSE 
“100000’’ 
Fig. 15. Sense circuit: data cancellation 
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SUM: REGISTER AND BUFFER SENSE 
"0 I 1  I I I "  
S/N RATIO 
I Y  
NET 2 13 
Fig. 16. Sense circuit: data cancellation 
REGISTER SENSE 
-"IOM)Oo" Fig. 19. Sense circuit: signal-to-noise determination 
X I I  p s o c  INTEGRATOR 
I TURN 
#6 Xfer IN 
Fig. 17. Sense circuit: uncanceiied output magnitude 
REq/STER ,SENSE 
011111 
Fig. 18. Sense circuit: uncanceiled output magnitude 
to increase the pulse amplitude by increasing the pulse- 
generator supply voltage from a nominal 28 to 40 v dc. 
Voltage limiting still occurred, but at a slightly increased 
amplitude of 650 ma. At this supply level, the clock os- 
cillator was overstressed, and further amplitude control 
was impractical. 
Register shifting ability, being independent of the 
error-detection phases, depends only on Intervals 11, 
12, 15, and 16. For simplicity, only these were included 
+ 5  6 7 8 :  2 3 4  
200 p e c / c m  
VOLTAGE - I  TURN 
Fig. 20. Sense circuit: complete shift cycle 
in the margin checks. Successful operation of the register 
was attained over a temperature excursion of -20 to 
+ 100" C without degradation of signal-to-noise ratio 
at  nominal drive currents. The resultant temperature 
margins for current drivers 1, 2,5 ,  and 6 at 28-v dc nom- 
inal supply voltage are listed in Table A-l included in 
Appendix A. The HIGH and LOW readings given 
represent the actual drive-current amplitude range for 
proper register operation. Drivers 5 and 6 were later 
operated a t  40 v dc, and the higher results are included 
in Appendix A under Table A-2. Time did not permit 
13 
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Temperature, 
“C 
100 
85 
70 
40 
20 
0 
- 20 
modification of all four drivers, but it may be assumed 
that similar results would be obtained. Note that the 
highs are not true maximum values of register opera- 
tion, but the limiting values of the current drivers, the 
results of which are plotted in Figs. 21 and 22. A list of 
system characteristics is also included in Table A-3. 
output, 
v-prec 
0.55 
0.44 
0.385 
0.275 
0.275 
0.240 
0.00 
The above measurements were made with the follow- 
ing considerations: 
1. LOW reading of Interval 5 yielded HIGH “zero” 
transfer (approximately 50% of “one” transfer) 
without errors in shifting. 
2. Nominal reading of Interval 5 is based on a peak 
current of 500 ma. 
3. All drive currents have a rise time of 2.0 psec. 
4. Error voltage is measured with all drive currents 
set a t  500-ma peak. At varying temperatures, the 
0 
E 
z 
w 
3 
0 
W 
a a 
I-’ 
a a 
E 
TEMPERATURE, ”c 
Fig. 21. Temperature characteristics 
notch current (voltage limiting value of the current 
drivers at 40 v dc) may have varied. These readings 
are therefore empirical only. The integrated error 
signal was fairly constant over the temperature 
range (Table 2). 
E 
I-- 
a a 
2 
W 
3 
0 
I- 
1 
v) 
LL 
TEMPERATURE, “C 
Fig. 22. Temperature characteristics 
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VIII. EVALUATION AND CONCLUSIONS 
The NEDEC system is a fundamentally simple design 
approach to an otherwise complicated logic-design prob- 
lem. The inherent reliability of NEDEC is considerably 
higher than for conventional parity check schemes, but 
the design approach outlined here requires some addi- 
tional clarification. 
The philosophy underlying the design of NEDEC is 
that the system be immune to transient failures. Such 
failures most likely result from substandard driving 
functions. Errors introduced are assumed to be non- 
compensatory: 
1. Multiple errors (that null the error signal) cannot be 
generated during the shift. “Ones” may be trans- 
ferred as “zeros” and conversely, but not both 
simultaneously, since drive currents at a given time 
are correspondingly high or low but not both. 
2. The winding configuration and the femte geometry 
preclude the possibility of dropping a “one” from 
the transmitter and transferring a “zero” to the 
receiver, regardless of the drive-current amplitude. 
The proof is omitted here.’ 
A set of failure modes is also inherent in the current- 
steering switch. Input currents to the switch are directed 
to the proper load. Failure of the reset to fully initialize 
the switch to I1 or I5 may cause an incorrect interval 
sequence. This will result in a detectable shift error. A 
weak input current may fail to step the switch. The 
shift operation is not affected, although a timing 
‘See Stanford Research Institute Report No. 1, Project 3696, 
Sec. 111. 
error is introduced. Note that during any correction 
cycle timing errors are similarly introduced. Should a 
low input current fail to be properly steered and thereby 
clear the switch to the “all-zero” state, a catastrophic 
failure would result, which is beyond the scope of the 
system to correct. Any input pulse to the current-steering 
switch that is adequate to step the switch will also be 
adequate to operate the register. Thus, any read pulse 
obtained will be sufficient to ensure interrogation and 
to detect any error present. 
Serial operation of two current-steering switches has 
several interesting aspects. Probability of an “all-zero” 
catastrophic failure is reduced, since both switches must 
be completely cleared. Clearing only one switch will 
result in a detectable error and will reset both switches. 
A second advantage is gained. Each core set is driven 
by a semi-independent switch. Errordetection prob- 
ability is increased by two separate lines performhg 
the same functions in each respective core set. Thus, 
if an a phase is substandard, the corresponding /? phase 
may suffice. Again, these advantages must be weighed 
against the increased complexity. 
Finally, the NEDEC system is a power consumer. 
One-half ampere drive currents with 50-v drops (for 18 
stages) consume upward of 25 w. The duty cycle, how- 
ever, is considerably less than unity. The specific 
percentage depends upon the shift rate. 
Feasibility of the NEDEC concepts has been suffi- 
ciently established. Much additional effort is required 
now to refine these concepts to yield a practical design 
capable of incorporation into a spacecraft system. 
15 
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Temperature, 
"C 
- 20 
0 
20 
40 
70 
85 
APPENDIX A 
Supplementary Data 
Interval 1 Interval 2 Interval 5 Interval 6 
HIGH LOW HIGH LOW HIGH LOW HIGH LOW 
ma ma ma ma ma ma ma ma 
315 290 580 540 325 300 525 500 
300 270 550 470 280 260 510 440 
270 250 500 400 280 260 480 440 
260 240 480 400 270 260 450 360 
250 225 430 330 250 220 425 300 
230 215 430 300 230 200 400 300 
INPUT n n n n  n n n n n n n n n  n n n n n n n m  n n n  n n  
PRIME n n n n 
PRIME p 5  n n n n 
STEER n 
P 6  
n 
+I n 
TRANSMITTER 
TRANSMITTER 
+2 n n n 
STEER n n n n 
+3,+7;p3,p7 n n n n n n n n 
RECEIVER 
+4,98; P4, P 8 
READ n n n n n n n n 
NOTE. + WINDINGS THREAD REGISTER CORES ONLY.* 
p WINDINGS THREAD BUFFER CORES ONLY.* 
3c STEER WINDINGS THREAD BOTH REGISTER AND BUFFER CORES. 
MULTIPLE PHASES ON A SINGLE WINDING ARE OBTAINED BY INTERCONNECTION OF RESPECTIVE STEERING-SWITCH OUTPUTS. 
Fig. A-1. Timing reference diagram 
Table A-1 . Temperature margins: Drivers 1 2 ,5 ,6  
16 
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Pulse Amplitude 
Pulse Width 
Rise Time 
Turns Ratio 
Prime NI 
Read NI 
Clear NI 
Sense 
Transfer Order 
Interrogate Order 
Clear Drive 
Voltage 
Total Steer loop Drop 
Total Stages 
Cares 
Diodes 
Wire 
Table A-2. Drive marginsa Table A-3. System characteristics 
- 
HIGH 
ma 
300 
275 
250 
250 
250 
350 
375 
- 
Interval 5 
NOMINAL 
ma 
300 
275 
250 
250 
250 
350 
350 
LOW 
ma 
300 
260 
200 
200 
160 
300 
325 
Temperature, 
"C 
20 
40 
70 
85 
100 
0 
- 20 
a Register failure occurred at -31 O C  at nominal drives. 
In+wval6 
HIGH 
ma 
600 
600 
600 
550 
575 
575 
550 
525 
525 
500 
500 
500 
500 
500 
500 
625 
625 
625 
6M) 
650 
650 
LOW 
m a  
410 
3 w  
390 
340 
340 
350 
300 
300 
330 
270 
270 
300 
250 
250 
340 
440 
440 
500 
520 
500 
500 
~~ ~~ 
450-500 ma 
5-6 p e c  
1.50-2.0 prec, minimum 
transmitter/receiver = 9 / 3  
0.5-amp turns 
1.0-amp turns 
2.5-amp turns 
2 turns/core 
minor aperture 2 to minor aperture 1 
minor aperture 1 compared with minor aperture ' 
through maiar aperture 
+28-v dc 
16 v 
6 (breadboard only) 
Siemens 8 Halske 864 715 R 402 Transfluxor 
2 per stage-l N690 
36 gauge-Soldereze 
17 
* 
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APPENDIX B 
An Elementary Magnetic-Core-Diode Circuit’ 
+er 
II II 0 
“0“ 
A magnetic core and diode combination, which 
functions as the basic element of a shift register, is 
described. Circuit diagrams of several logic mechaniza- 
tions and shift registers are also described. The basic 
circuit uses low-drive 0.080-in.-OD ferrite memory cores 
at shifting rates up to a megacycle, with a power utiliza- 
tion of 1 mw/stage/kc. 
“ I ” 
“ I “  
+TRANSMIT 
+RECEIVE 
-Br 
-4 
The basic shift-register configuration is depicted in 
Fig. B-1. To explain the transfer operation of this shift 
register, the super-position of the volt-second ampere- 
turn curves (Fig. B-2) is used. These curves are the dc 
B-H loops modified by the number of turns in the trans- 
fer loop. 
The transfer circuit uses parameters determined em- 
pirically. The output (transmit) winding on each core is 
10 turns, and the input (receive) winding is 4 turns. The 
effective flux of a transmitting core is 250% that of the 
receiving core, while the coercive force required 
to switch the transmitting core is 40% of that re- 
quired to switch the receiving core. 
When a current is applied to the coupling loop with 
the a priori condition that the receiving core contains a 
“zero” (-Br), the action in the coupling loop is de- 
pendent upon the information state of the transmitting 
core. If the transmitting core contains a “zero” (-I?,), 
the current causes a flux change in the core along the 
reversible portion of the B-H loop from - B ,  to -B8,  
‘The material in Appendix B was contributed by G. R. Hansen and 
J. P. Manis of the Jet Propulsion Laboratory, and appeared for- 
merly in an internal document October 13, 1960. 
i A(PHASE) i B(PHASE)  
which generates a small noise-voltage dVo (disturbed 
zero voltage). If dVo does not exceed the forward barrier 
voltage of the diode, then no current flows through the 
input winding of the receiving core, and no flux change 
occurs in the receiving core. If the transmitting core 
contains a “one” (+B,) when the current is applied, 
only that portion of the applied current necessary to 
switch the transmitting core back to the “zero” state 
flows through the output winding. The remainder of the 
current flows through the input winding of the receiving 
core and the diode. This current division continues until 
the transmitting core is reset to the “zero” ( - B r )  state, 
and then all of the current flows through the output 
windings of the transmitting core (as in the case of a 
zero transfer) for the remainder of the current pulse. 
Fig. 8-2. B-H diagram 
i A  i B  i A  
A T/N 
Fig. B-1. Winding scheme 
1 8  
~~ 
* 
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If the applied current pulse is above a certain minimum 
value (200 ma for the circuit shown), then during 
switching of the transmitting core, sufficient current 
is steered through the receiving core to set it to the 
“one” (+B,) state. The current division process can 
be considered as the superposition of almost equal 
currents in each leg, plus a circulating current. The 
voltage across the transmitting-core output winding 
equals the sum of the voltages across the receiving-core 
input winding and the diode forward drop during trans- 
fer of a “one.” The two cores involved are therefore con- 
strained to switch at the same speed. Because of the 
greater number of turns on the output winding, and 
the equivalent core resistance is a function of Ai‘, the 
maximum division of current would be in the ratio of 
6 to 1. The forward drop of the diode modifies this ratio 
because the voltage of the output winding must overcome 
this counter voltage. The division ratio then becomes 
more nearly 4 to 1. 
Waveforms of the currents and voltages during a 
“one” transfer are depicted in Fig. B-3. 
The basic circuit, together with two-phase current- 
pulse sources, provides a means for mechanizing a two- 
core-per-bit unidirectional shift register. Referring to 
Fig. B-1 it can be observed that from a previous A phase, 
core 1 will have been set to zero. Let core 1 be set to 
“one” by the next A phase. Then at the following B 
APPLIED CURRENT rn 
TRANSMIT -CORE 
CURRENT 
RECEIVE- CORE CURRENT n 
fn TRANSMIT - CORE VOLTAGE 
D I 0 DE -VOLTAGE D R 0 P 
Fig. 6-3. Typical wave forms 
phase, core 2 will be set to “one” as core 1 is cleared 
to “zero.” On the succeeding A phase the “one” in core 2 
will be transferred to core 3, and core 2 will be cleared. 
When a “one“ is being cleared from a core, the voltage 
developed across the input winding of that core is of 
such polarity that the input diode is forward biased. 
It would seem that a current flow could be established 
in the input loop which would set the preceding core 
to the “one” state. There is a voltage v developed across 
the 10-turn output winding of any core being cleared to 
“zero” which is identically equal to the voltage developed 
across the 4-turn input winding of the following core plus 
the forward drop of the diode. The voltage v developed 
across the input winding of the core being cleared is 0 .4~.  
This 0 . 4 ~  is obviously insufficient to overcome the diode 
bamer voltage, and develop v across the output of the 
previous core, which would be necessary to set that Core. 
This impedance mismatch in the reverse direction allows 
one core to drive more than one following core. It was 
found empirically that a 15-turn output winding would 
just drive three receiving cores, which indicates that the 
minimum turns ratio of 5-transmit-to4 receive will over- 
come the coupling loop losses. Some overdrive in the 
form of more output turns should be added to give a 
safety factor. Fig. B-4 shows the fan-out arrangement. 
To provide additional assurance that the receiving 
cores will not set the transmitting core when they are 
cleared, the transmitting output turns should be at  
least 7 N ,  where N is the number of receiving cores. 
jt 
Fig. 6-4. Fan-out circuit 
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